

Integrated Protection Circuit Testing for an NMOS Silicon Carbide Gate Driver



Student: Maxwell L. Merget

Mentor: Dr. Alan Mantooth (ELEG)

Microelectronics Undergraduate School / Major: Milwaukee School of Engr / Electrical Engr

Background/Relevance

- Silicon carbide has been found to be an efficient material for manufacturing high temp, high voltage Power MOSFETs.
- Recently a low-voltage SiC gate driver has been developed to work laterally and be integrated into the power device process.

Innovation

- Use SiC to manufacture power device and gate driver on a single die to increase performance and reduce cost.
- Design protection circuitry to also be integrated into a single die design to ensure proper and continuous functionality.

Approach

- Simulate Under Voltage Lockout (UVLO) and Current
 Desaturation (DESAT) circuits using Cadence.
- Perform Die Level testing on the circuits using a SemiProbe Station.
- Modify daughter printed circuit board (PCB) to accommodate SiC chip with total inclusive design.
- Populate the PCB with necessary resistors, capacitors, diodes, and SiC chip.
- Test entire system up to and exceeding 350°C.



- Circuit Being Probed



Key Results

- Die level testing proved proper functionality of both UVLO and DESAT circuitry with desired voltage switching points.
- System level testing confirmed proper assembly and board design.
- Over temp testing showed continued functionality with decreasing switching voltages as expected.





Conclusions

•

- SiC provides improved performance over traditional Si integrated circuits for applications requiring high temperature and/or high voltage applications.
- Integrated circuits designed in SiC allow for proper integration of power devices, gate drivers, and protection circuits all on a single die.
- Operating integrated circuits at temperatures exceeding 350°C is possible using SiC.

Acknowledgements to Dr. Alan Mantooth, Dr. Matt Francis, Dillion Kaiser, Matt Barlow, Ashfaqur Rahman and Mike Steger for their support and assistance.

Research Funded by National Science Foundation REU Grant # EEC-1359306 Summer 2015